# ACADEMIC REGULATIONS & COURSE STRUCTURE

### For

VLSI, VLSID, VLSISD

(Applicable for batches admitted from 2016-2017)



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY: KAKINADA KAKINADA - 533 003, Andhra Pradesh, India

### I Semester

S. No.	Name of the Subject	L	P	C
1	Digital System Design	4	-	3
2	VLSI Technology and Design	4	-	3
3	CMOS Analog IC Design	4	-	3
4	CMOS Digital IC Design	4	-	3
5	Elective I  1. Digital Design using HDL  2. Advanced Operating Systems  3 Soft Computing Techniques  4. Cyber Security	4	ı	3
6	Elective II 1. CPLD and FPGA Architectures and Applications 2. Advanced Computer Architecture 3. Hardware Software Co-Design	4	-	3
7	Front end VLSI Design Laboratory	-	3	2
	Total Credits		_	20

### II Semester

S. No.	Name of the Subject	L	P	С
1	CMOS Mixed Signal Circuit Design	4	-	3
2	Embedded System Design	4	-	3
3	Low Power VLSI Design	4	-	3
4	Design For Testability	4	-	3
5	Elective III 1. CAD for VLSI 2. DSP Processors & Architectures 3. VLSI Signal Processing	4	-	3
6	Elective IV  1. System on Chip Design 2. Optimization Techniques in VLSI Design 3. Semiconductor Memory Design and Testing	4	-	3
7	1. Back end VLSI Design Laboratory	-	3	2
	Total Credits			20

### III Semester

S. No.	Subject	L	P	Credits
1	Comprehensive Viva-Voce	-		2
2	Seminar – I			2
3	Project Work Part – I			16
	Total Credits			20

### **IV Semester**

S. No.	Subject	L	P	Credits
1	Seminar – II			2
2	Project Work Part - II			18
Total Credits			20	

	${f L}$	P	C
I Year I Semester			
	4	0	3

#### **DIGITAL SYSTEM DESIGN**

#### **UNIT-I:** Minimization Procedures and CAMP Algorithm

Review on minimization of switching functions using tabular methods, k-map, QM algorithm, CAMP-I algorithm, Phase-I: Determination of Adjacencies, DA, CSC, SSMs and EPCs,, CAMP-I algorithm, Phase-II: Passport checking, Determination of SPC, CAMP-II algorithm:

Determination of solution cube, Cube based operations, determination of selected cubes are wholly within the given switching function or not, Introduction to cube based algorithms.

#### **UNIT-II:** PLA Design, PLA Minimization and Folding Algorithms

Introduction to PLDs, basic configurations and advantages of PLDs, PLA-Introduction, Block diagram of PLA, size of PLA, PLA design aspects, PLA minimization algorithm(IISc algorithm), PLA folding algorithm(COMPACT algorithm)-Illustration of algorithms with suitable examples.

#### **UNIT -III:** Design of Large Scale Digital Systems

Algorithmic state machinecharts-Introduction, Derivation of SM Charts, Realization of SM Chart, control implementation, control unit design, data processor design, ROM design, PAL design aspects, digital system design approaches using CPLDs, FPGAs and ASICs.

#### **UNIT-IV:** Fault Diagnosis in Combinational Circuits

Faults classes and models, fault diagnosis and testing, fault detection test, test generation, testing process, obtaining a minimal complete test set, circuit under test methods- Path sensitization method, Boolean difference method, properties of Boolean differences, Kohavi algorithm, faults in PLAs, DFT schemes, built in self-test.

#### **UNIT-V:** Fault Diagnosis in Sequential Circuits

Fault detection and location in sequential circuits, circuit test approach, initial state identification, Haming experiments, synchronizing experiments, machine identification, distinguishing experiment, adaptive distinguishing experiments.

#### **TEXT BOOKS:**

- 1. Logic Design Theory-N. N. Biswas, PHI
- 2. Switching and Finite Automata Theory-Z. Kohavi, 2<sup>nd</sup> Edition, 2001, TMH
- 3. Digital system Design using PLDd-Lala

- 1. Fundamentals of Logic Design Charles H. Roth, 5<sup>th</sup> Ed., Cengage Learning.
- 2. Digital Systems Testing and Testable Design MironAbramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.

#### VLSI TECHNOLOGY AND DESIGN

#### **UNIT-I:**

**VLSI Technology**: Fundamentals and applications, IC production process, semiconductor processes, design rules and process parameters, layout techniques and process parameters.

**VLSI Design**: Electronic design automation concept, ASIC and FPGA design flows, SOC designs, design technologies: combinational design techniques, sequential design techniques, state machine logic design techniques and design issues.

#### **UNIT-II:**

**CMOS VLSI Design:** MOSTechnology and fabrication process of pMOS, nMOS, CMOS and BiCMOS technologies, comparison of different processes.

**Building Blocks of a VLSI circuit**: Computer architecture, memory architectures, communication interfaces, mixed signal interfaces.

**VLSI Design Issues**: Design process, design for testability, technology options, power calculations, package selection, clock mechanisms, mixed signal design.

#### **UNIT-III:**

Basic electrical properties of MOS and BiCMOS circuits, MOS and BiCMOS circuit design processes, Basic circuit concepts, scaling of MOS circuits-qualitatitive and quantitative analysis with proper illustrations and necessary derivations of expressions.

#### **UNIT-IV:**

**Subsystem Design and Layout:** Some architectural issues, switch logic, gate logic, examples of structured design (combinational logic), some clocked sequential circuits, other system considerations.

**Subsystem Design Processes:** Some general considerations and an illustration of design processes, design of an ALU subsystem.

#### **UNIT-V:**

Floor Planning: Introduction, Floor planning methods, off-chip connections.

**Architecture Design**: Introduction, Register-Transfer design, high-level synthesis, architectures for low power, architecture testing.

**Chip Design:** Introduction and design methodologies.

#### **TEXT BOOKS:**

- 1. Essentials of VLSI Circuits and Systems, K. Eshraghian, Douglas A. Pucknell, SholehEshraghian, 2005, PHI Publications.
- 2. Modern VLSI Design-Wayne Wolf, 3<sup>rd</sup> Ed., 1997, Pearson Education.
- 3. VLSI Design-Dr.K.V.K.K.Prasad, KattulaShyamala, Kogent Learning Solutions Inc., 2012.

- 1. VLSI Design Technologies for Analog and Digital Circuits, Randall L.Geiger, Phillip E.Allen, Noel R.Strader, TMH Publications, 2010.
- 2. Introduction to VLSI Systems: A Logic, Circuit and System Perspective- Ming-BO Lin, CRC Press, 2011.
- 3. Principals of CMOS VLSI Design-N.H.E Weste, K. Eshraghian, 2<sup>nd</sup> Edition, Addison Wesley.

	L	P	C
I Year I Semester			
	4	0	3

#### CMOS ANALOG IC DESIGN

#### **UNIT -I:** MOS Devices and Modeling

The MOS Transistor, Passive Components- Capacitor & Resistor, Integrated circuit Layout, CMOS Device Modeling - Simple MOS Large-Signal Model, Other Model Parameters, Small-Signal Model for the MOS Transistor, Computer Simulation Models, Sub-threshold MOS Model.

#### **UNIT -II:** Analog CMOS Sub-Circuits

MOS Switch, MOS Diode, MOS Active Resistor, Current Sinks and Sources, Current Mirrors-Current mirror with Beta Helper, Degeneration, Cascode current Mirror and Wilson Current Mirror, Current and Voltage References, Band gap Reference.

#### **UNIT -III:** CMOS Amplifiers

Inverters, Differential Amplifiers, Cascode Amplifiers, Current Amplifiers, Output Amplifiers, High Gain Amplifiers Architectures.

#### **UNIT -IV:** CMOS Operational Amplifiers

Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power- Supply Rejection Ratio of Two-Stage Op Amps, Cascode Op Amps, Measurement Techniques of OP Amp.

#### **UNIT -V:** Comparators

Characterization of Comparator, Two-Stage, Open-Loop Comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.

#### **TEXT BOOKS:**

- 1. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 2. Analysis and Design of Analog Integrated Circuits- Paul R. Gray, Paul J. Hurst, S. Lewis and R. G. Meyer, Wiley India, Fifth Edition, 2010.

- 1. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edn, 2013.
- 2. Design of Analog CMOS Integrated Circuits- BehzadRazavi, TMH Edition.
- 3. CMOS: Circuit Design, Layout and Simulation- Baker, Li and Boyce, PHI.

	${f L}$	P	C
I Year I Semester	_		
	4	0	3

#### CMOS DIGITAL IC DESIGN

#### **UNIT-I:** MOS Design

Pseudo NMOS Logic – Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.

#### **UNIT-II:** Combinational MOS Logic Circuits:

MOS logic circuits with NMOS loads, Primitive CMOS logic gates – NOR & NAND gate, Complex Logic circuits design – Realizing Boolean expressions using NMOS gates and CMOS gates , AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.

#### **UNIT-III:** Sequential MOS Logic Circuits

Behaviour of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop.

#### **UNIT-IV:** Dynamic Logic Circuits

Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.

#### **UNIT-V:** Semiconductor Memories

Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory- NOR flash and NAND flash.

#### **TEXT BOOKS:**

- 1. Digital Integrated Circuit Design Ken Martin, Oxford University Press, 2011.
- 2. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Ed., 2011.

- 1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011
- 2. Digital Integrated Circuits A Design Perspective, Jan M. Rabaey, AnanthaChandrakasan, BorivojeNikolic, 2<sup>nd</sup> Ed., PHI.

	${f L}$	P	$\mathbf{C}$
I Year I Semester			
	4	0	3

# DIGITAL DESIGN USING HDL (ELECTIVE-I)

#### **UNIT-I:**

#### Digital Logic Design using VHDL

Introduction, designing with VHDL, design entry methods, logic synthesis, entities, architecture, packages and configurations, types of models: dataflow, behavioral, structural, signals vs. variables, generics, data types, concurrent vs. sequential statements, loops and program controls.

#### Digital Logic Design using Verilog HDL

Introduction, Verilog Data types and Operators, Binary data manipulation, Combinational and Sequential logic design, Structural Models of Combinational Logic, Logic Simulation, Design Verification and Test Methodology, Propagation Delay, Truth Table models using Verilog.

#### **UNIT-II:**

#### Combinational Logic Circuit Design using VHDL

Combinational circuits building blocks: Multiplexers, Decoders , Encoders , Code converters, Arithmetic comparison circuits , VHDL for combinational circuits , Adders-Half Adder, Full Adder, Ripple-Carry Adder, Carry Look-Ahead Adder, Subtraction, Multiplication.

#### Sequential Logic Circuit Design using VHDL

Flip-flops, registers & counters, synchronous sequential circuits: Basic design steps, Mealy State model, Design of FSM using CAD tools, Serial Adder Example, State Minimization, Design of Counter using sequential Circuit approach.

#### UNIT-III: Digital Logic Circuit Design Examples using Verilog HDL

Behavioralmodeling, Data types, Boolean-Equation-Based behavioral models of combinational logics, Propagation delay, and continuous assignments, latches, and level-sensitive circuits in Verilog, Cyclic behavioral models of flip-flops and latches, and Edge detection, comparison of styles for behavioral model; Behavioral model, Multiplexers, Encoders and Decoders, Counters, Shift Registers, Register files, Dataflow models of a linear feedback shift register, Machines with multi-cycle operations, ASM and ASMD charts for behavioralmodeling, Design examples, Keypad scanner and encoder.

#### **UNIT-IV:** Synthesis of Digital Logic Circuit Design

Introduction to Synthesis, Synthesis of combinational logic, Synthesis of sequential logic with latches and flip-flops, Synthesis of Explicit and Implicit State Machines, Registers and counters.

#### **UNIT-V:** Testing of Digital Logic Circuits and CAD Tools

Testing of logic circuits, fault model, complexity of a test set, path-sensitization, circuits with tree structure, random tests, testing of sequential circuits, built in self test, printed circuit boards, computer aided design tools, synthesis, physical design.

#### **TEXT BOOKS:**

- 1. Stephen Brown &ZvonkoVranesic, "Fundamentals of Digital logic design with VHDL", Tata McGraw Hill,2<sup>nd</sup> edition.
- 2. Michael D. Ciletti, "Advanced digital design with the Verilog HDL", Eastern economy edition, PHI.

- 1. Stephen Brown &ZvonkoVranesic, "Fundamentals of Digital logic with Verilog design", Tata McGraw Hill,2<sup>nd</sup> edition.
- 2. Bhaskar, "VHDL Primer", 3<sup>rd</sup> Edition, PHI Publications.
- 3. Ian Grout, "Digital systems design with FPGAs and CPLDs", Elsevier Publications.

I Year I Semester

L P C
4 0 3

## CPLD AND FPGA ARCHITECURES AND APPLICATIONS (ELECTIVE – II)

#### **UNIT-I:** Introduction to Programmable Logic Devices

Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices – Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.

#### **UNIT-II:** Field Programmable Gate Arrays

Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, Applications of FPGAs.

#### **UNIT -III: SRAM Programmable FPGAs**

Introduction, Programming Technology, Device Architecture, The Xilinx XC2000, XC3000 and XC4000 Architectures.

#### **UNIT -IV:** Anti-Fuse Programmed FPGAs

Introduction, Programming Technology, Device Architecture, TheActel ACT1, ACT2 and ACT3 Architectures.

#### **UNIT -V:** Design Applications

General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture.

#### **TEXT BOOKS:**

- 1. Field Programmable Gate Array Technology Stephen M. Trimberger, Springer International Edition.
- 2. Digital Systems Design Charles H. Roth Jr, LizyKurian John, Cengage Learning.

- 1. Field Programmable Gate Arrays John V. Oldfield, Richard C. Dorf, Wiley India.
- 2. Digital Design Using Field Programmable Gate Arrays Pak K. Chan/SamihaMourad, Pearson Low Price Edition.
- 3. Digital Systems Design with FPGAs and CPLDs Ian Grout, Elsevier, Newnes.
- 4. FPGA based System Design Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.

L P C 0 3 2

#### FRONT END VLSI DESIGN LABORATORY

- The students are required to design the logic circuit to perform the following experiments using necessary Industry standard simulator to verify the logical /functional operation, perform the analysis with appropriate synthesizer and to verify the implemented logic with different hardware modules/kits (CPLD/FPGA kits).
- The students are required to acquire the knowledge on any of the TWO different environmental platforms by perform at least FIVE experiments on each platform.

#### **List of Experiments:**

1. Realization of Logic gates.

I Year I Semester

- 2. Parity Encoder.
- 3. Random Counter
- 4. Single Port Synchronous RAM.
- 5. Synchronous FIFO.
- 6. ALU.
- 7. UART Model.
- 8. Dual Port Asynchronous RAM.
- 9. Fire Detection and Control System using Combinational Logic circuits.
- 10. Traffic Light Controller using Sequential Logic circuits
- 11. Pattern Detection using Moore Machine.
- 12. Finite State Machine (FSM) based logic circuit.

#### **Lab Requirements:**

**Software:** Industrial standard software with prefectural licence consisting of required simulator, synthesizer, analyzer etc. in an appropriate integrated environment.

**Hardware:** Personal Computer with necessary peripherals, configuration and operating System and relevant VLSI (CPLD/FPGA) hardware Kits.

	${f L}$	P	$\mathbf{C}$
I Year II Semester			
	4	0	3

#### CMOS MIXED SIGNAL CIRCUIT DESIGN

#### **UNIT-I:** Switched Capacitor Circuits

Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators first order filters, Switch sharing, biquad filters.

#### **UNIT-II:** Phased Lock Loop (PLL)

Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs-Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs-PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications.

#### **UNIT-III:** Data Converter Fundamentals

DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters

#### **UNIT-IV:** Nyquist Rate A/D Converters

Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Time-interleaved converters.

#### **UNIT-V:** Oversampling Converters

Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multibitquantizers, Delta sigma D/A

#### **TEXT BOOKS:**

- 1. Design of Analog CMOS Integrated Circuits- BehzadRazavi, TMH Edition, 2002
- 2. CMOS Analog Circuit Design Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.
- 3. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013

- 1. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters-Rudy Van De Plassche, Kluwer Academic Publishers, 2003
- 2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Interscience, 2005.
- 3. CMOS Mixed-Signal Circuit Design R. Jacob Baker, Wiley Interscience, 2009.

I Year II Semester  $\begin{array}{cccc} & L & P & C \\ & & & \\ 4 & 0 & 3 \end{array}$ 

#### EMBEDDED SYSTEM DESIGN

#### **UNIT-I:** Introduction

An Embedded System-Definition, Examples, Current Technologies, Integration in system Design, Embedded system design flow, hardware design concepts, software development, processor in an embedded system and other hardware units, introduction to processor based embedded system design concepts.

#### **UNIT-II:** Embedded Hardware

Embedded hardware building blocks, Embedded Processors – ISA architecture models, Internal processor design, processor performance, Board Memory – ROM, RAM, Auxiliary Memory, Memory Management of External Memory, Board Memory and performance.

Embedded board Input / output – Serial versus Parallel I/O, interfacing the I/O components, I/O components and performance, Board buses – Bus arbitration and timing, Integrating the Bus with other board components, Bus performance.

#### **UNIT-III:** Embedded Software

Device drivers, Device Drivers for interrupt-Handling, Memory device drivers, On-board bus device drivers, Board I/O drivers, Explanation about above drivers with suitable examples.

Embedded operating systems — Multitasking and process Management, Memory Management, I/O and file system management, OS standards example — POSIX, OS performance guidelines, Board support packages, Middleware and Application Software — Middle ware, Middleware examples, Application layer software examples.

#### **UNIT-IV:** Embedded System Design, Development, Implementation and Testing

Embedded system design and development lifecycle model, creating an embedded system architecture, introduction to embedded software development process and tools- Host and Target machines, linking and locating software, Getting embedded software into the target system, issues in Hardware-Software design and co-design.

Implementing the design-The main software utility tool, CAD and the hardware, Translation tools, Debugging tools, testing on host machine, simulators, Laboratory tools, System Boot-Up.

#### **UNIT-V:** Embedded System Design-Case Studies

Case studies- Processor design approach of an embedded system —Power PC Processor based and Micro Blaze Processor based Embedded system design on Xilinx platform-NiosII Processor based Embedded system design on Altera platform-Respective Processor architectures should be taken into consideration while designing an Embedded System.

#### **TEXT BOOKS:**

- 1. Tammy Noergaard "Embedded Systems Architecture: A Comprehensive Guide for Engineers and Programmers", Elsevier(Singapore) Pvt.Ltd.Publications, 2005.
- 2. Frank Vahid, Tony D. Givargis, "Embedded system Design: A Unified Hardware/Software Introduction", John Wily & Sons Inc.2002.

- 1. Peter Marwedel, "Embedded System Design", Science Publishers, 2007.
- 2. Arnold S Burger, "Embedded System Design", CMP.
- 3. Rajkamal, "Embedded Systems: Architecture, Programming and Design", TMH Publications, Second Edition, 2008.

	${f L}$	P	C
I Year II Semester			
	4	0	3

#### LOW POWER VLSI DESIGN

#### **UNIT-I:** Fundamentals of Low Power VLSI Design

Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects – Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.

#### **UNIT-II:** Low-Power Design Approaches

**Low-Power Design through Voltage Scaling** – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach – Pipelining and Parallel Processing Approaches.

#### **Switched Capacitance Minimization Approaches**

System Level Measures, Circuit Level Measures, Mask level Measures.

#### **UNIT-III:** Low-Voltage Low-Power Adders

Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.

#### **UNIT-IV:** Low-Voltage Low-Power Multipliers

Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.

#### **UNIT-V:** Low-Voltage Low-Power Memories

Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.

#### **TEXT BOOKS:**

- 1. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.
- 2. Low-Voltage, Low-Power VLSI Subsystems Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.

- 1. Low Power CMOS Design AnanthaChandrakasan, IEEE Press/Wiley International, 1998.
- 2. Low Power CMOS VLSI Circuit Design Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.
- 3. Practical Low Power Digital VLSI Design Gary K. Yeap, Kluwer Academic Press, 2002.
- 4. Low Power CMOS VLSI Circuit Design A. Bellamour, M. I. Elamasri, Kluwer Academic Press, 1995.

	${f L}$	P	$\mathbf{C}$
I Year II Semester			
	4	0	3

#### **DESIGN FOR TESTABILITY**

#### **UNIT-I:** Introduction to Testing

Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, FaultModeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.

#### **UNIT-II:** Logic and Fault Simulation

Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation.

#### **UNIT-III:**

#### **Testability Measures**

SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.

#### **UNIT-IV:**

#### **Built-In Self-Test**

The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.

#### **UNIT-V:**

#### **Boundary Scan Standard**

Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.

#### **TEXT BOOKS:**

1. Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits - M.L. Bushnell, V. D. Agrawal, Kluwer Academic Pulishers.

- 1. Digital Systems and Testable Design M. Abramovici, M.A.Breuer and A.D Friedman, Jaico Publishing House.
- 2. Digital Circuits Testing and Testability P.K. Lala, Academic Press.

	$\mathbf{L}$	P	C
I Year II Semester			
	4	0	3

#### CAD FOR VLSI

#### **UNIT-I:** VLSI Physical Design Automation

VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles;

#### **UNIT-II:** Partitioning, Floor Planning, Pin Assignment and Placement

Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing, Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments, Placement – Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms;

#### **UNIT-III:** Global Routing and Detailed Routing

Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms;

#### **UNIT-IV:** Physical Design Automation of FPGAs and MCMs

FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model;

Introduction to MCM Technologies, MCM Physical Design Cycle.

#### **UNIT-V:** Chip Input and Output Circuits

ESD Protection, Input Circuits, Output Circuits and — noise, On-chip clock Generation and Distribution, Latch-up and its prevention.

#### **TEXT BOOKS:**

- 1. Algorithms for VLSI Physical Design Automation by NaveedShervani, 3<sup>rd</sup> Edition, 2005, Springer International Edition.
- 2. CMOS Digital Integrated Circuits Analysis and Design Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Ed., 2011.

3.

- 1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.
- 2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.
- 3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition.

# DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (ELECTIVE-III)

#### **UNIT-I:**

#### **Introduction to Digital Signal Processing**

Introduction, a Digital signal-processing system, the sampling process, discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation.

#### **Computational Accuracy in DSP Implementations**

Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

#### **UNIT-II:**

#### **Architectures for Programmable DSP Devices**

Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation UNIT, Programmability and Program Execution, Speed Issues, Features for External interfacing.

#### **UNIT-III:**

#### **Programmable Digital Signal Processors**

Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX Instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

#### **UNIT-IV:**

#### **Analog Devices Family of DSP Devices**

Analog Devices Family of DSP Devices – ALU and MAC block diagram, Shifter Instruction, Base Architecture of ADSP 2100, ADSP-2181 high performance Processor.

Introduction to Black fin Processor - The Black fin Processor, Introduction to Micro Signal Architecture, Overview of Hardware Processing Units and Register files, Address Arithmetic Unit, Control Unit, Bus Architecture and Memory, Basic Peripherals.

#### **UNIT-V:**

#### Interfacing Memory and I/O Peripherals to Programmable DSP Devices

Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA).

#### **TEXT BOOKS:**

- 1. Digital Signal Processing Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
- 2. A Practical Approach To Digital Signal Processing K Padmanabhan, R. Vijayarajeswaran, Ananthi. S, New Age International, 2006/2009
- 3. Embedded Signal Processing with the Micro Signal Architecture: Woon-SengGan, Sen M. Kuo, Wiley-IEEE Press, 2007

- 1. Digital Signal Processors, Architecture, Programming and Applications-B. Venkataramani and M. Bhaskar, 2002, TMH.
- 2. DSP Processor Fundamentals, Architectures & Features Lapsley et al. 2000, S. Chand & Co.
- 3. Digital Signal Processing Applications Using the ADSP-2100 Family by The Applications Engineering Staff of Analog Devices, DSP Division, Edited by Amy Mar, PHI
- 4. The Scientist and Engineer's Guide to Digital Signal Processing by Steven W. Smith, Ph.D., California Technical Publishing, ISBN 0-9660176-3-3, 1997

	${f L}$	P	C
I Year II Semester			
	4	0	3

### VLSI SIGNAL PROCESSING (ELECTIVE-III)

#### **UNIT-I:**

#### **Introduction to DSP**

Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms

#### **Pipelining and Parallel Processing**

Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power

#### **Retiming**

Introduction – Definitions and Properties – Solving System of Inequalities – Retiming Techniques

#### **UNIT-II:**

**Folding:** Introduction -Folding Transform - Register minimization Techniques - Register minimization in folded architectures - folding of multirate systems

**Unfolding:** Introduction – An Algorithm for Unfolding – Properties of Unfolding – critical Path, Unfolding and Retiming – Applications of Unfolding

#### **UNIT-III:**

#### **Systolic Architecture Design**

Introduction – Systolic Array Design Methodology – FIR Systolic Arrays – Selection of Scheduling Vector – Matrix Multiplication and 2D Systolic Array Design – Systolic Design for Space Representations contain Delays

#### **UNIT-IV:**

#### **Fast Convolution**

Introduction – Cook-Toom Algorithm – Winogard algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection

#### **UNIT-V:**

#### Low Power Design

Scaling Vs Power Consumption – Power Analysis, Power Reduction techniques – Power Estimation Approaches

Programmable DSP: Evaluation of Programmable Digital Signal Processors, DSP Processors for Mobile and Wireless Communications, Processors for Multimedia Signal Processing.

#### **TEXT BOOKS:**

- 1. VLSI Digital Signal Processing- System Design and Implementation Keshab K. Parhi, 1998, Wiley Inter Science.
- 2. VLSI and Modern Signal Processing Kung S. Y, H. J. While House, T. Kailath, 1985, Prentice Hall.

- 1. Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing Jose E. France, YannisTsividis, 1994, Prentice Hall.
- 2. VLSI Digital Signal Processing Medisetti V. K, 1995, IEEE Press (NY), USA.

	${f L}$	P	C
I Year II Semester			
	4	0	3

## SYSTEM ON CHIP DESIGN (ELECTIVE-IV)

#### **UNIT-I:** Introduction to the System Approach

System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.

#### **UNIT-II:** Processors

Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions, VLIW Processors, Superscalar Processors.

#### **UNIT-III:** Memory Design for SOC

Overview of SOC external memory, Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real translation, SOC Memory System, Models of Simple Processor – memory interaction.

#### **UNIT-IV:** Interconnect Customization and Configuration

Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses , Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

#### **UNIT-V:** Application Studies / Case Studies

SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

#### **TEXT BOOKS:**

- 1. Computer System Design System-on-Chip Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.
- 2. ARM System on Chip Architecture Steve Furber –2<sup>nd</sup> Ed., 2000, Addison Wesley Professional.

- 1. Design of System on a Chip: Devices and Components Ricardo Reis, 1<sup>st</sup> Ed., 2004, Springer
- 2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) Jason Andrews Newnes, BK and CDROM.
- 3. System on Chip Verification Methodologies and Techniques –PrakashRashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers.

	${f L}$	P	C
I Year II Semester			
	4	0	3

# OPTIMIZATION TECHNIQUES IN VLSI DESIGN (ELECTIVE-IV)

#### **UNIT-I:** Statistical Modeling

Modeling sources of variations, Monte Carlo techniques, Process variation modeling- Pelgrom's model, Principle component based modeling, Quad tree based modeling, Performance modeling-Response surface methodology, delay modeling, interconnect delay models.

#### **UNIT-II:** Statistical Performance, Power and Yield Analysis

Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, Highlevel statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.

#### **UNIT-III:** Convex Optimization

Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floor planning, wire sizing, Approximation and fitting- Monomial fitting, Maxmonomial fitting, Polynomial fitting.

#### **UNIT-IV:** Genetic Algorithm

Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, Mapping for FPGA- Automatic test generation- Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement-GASP algorithm-unified algorithm.

#### **UNIT-V:** GA Routing Procedures and Power Estimation

Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA-Standard cell placement-GA for ATG-problem encoding- fitness function-GA Vs Conventional algorithm.

#### **TEXT BOOKS / REFERENCE BOOKS:**

- 1. Statistical Analysis and Optimization for VLSI: Timing and Power AshishSrivastava, Dennis Sylvester, DavidBlaauw, Springer, 2005.
- 2. Genetic Algorithm for VLSI Design, Layout and Test Automation PinakiMazumder, E.Mrudnick, Prentice Hall,1998.
- 3. Convex Optimization Stephen Boyd, Lieven Vandenberghe, Cambridge University Press, 2004.

# SEMICONDUCTOR MEMORY DESIGN AND TESTING (ELECTIVE-IV)

#### **UNIT-I:** Random Access Memory Technologies

SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.

#### **UNIT-II:** Non-volatile Memories

Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture

### UNIT-III: Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance

RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory

#### **UNIT-IV:** Semiconductor Memory Reliability and Radiation Effects

General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures

### UNIT-V: Advanced Memory Technologies and High-density Memory Packing Technologies

Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory Packaging Future Directions.

#### **TEXT BOOKS:**

- 1. Semiconductor Memories Technology Ashok K. Sharma, 2002, Wiley.
- 2. Advanced Semiconductor Memories Architecture, Design and Applications Ashok K. Sharma- 2002, Wiley.
- 3. Modern Semiconductor Devices for Integrated Circuits Chenming C Hu, 1<sup>st</sup> Ed., Prentice Hall.

#### BACK END VLSI DESIGN LABORATORY

#### **PART-A:** VLSI Lab (Back-end Environment)

• The students are required to design and implement the Layout of the following experiments of any FIVE using CMOS 130nm Technology with appropriate Industrial standard software

#### **List of Experiments:**

- 9. Inverter Characteristics.
- 10. Full Adder.
- 11. RS-Latch, D-Latch and Clock Divider.
- 12. Synchronous Counter and Asynchronous Counter.
- 13. Static RAM Cell.
- 14. Dynamic RAM Cell.
- 15. ROM
- 16. Digital-to-Analog-Converter.
- 17. Analog-to-Digital Converter.

#### **PART-B:** Mixed Signal Simulation

• The students are required to perform the following experimental concepts with suitable complexity of mixed-signal application based circuits of any FOUR (circuits consisting of both analog and digital parts) using necessary appropriate Industrial standard software

#### **List of experimental Concepts:**

- Analog circuit simulation.
- Digital circuit simulation.
- Mixed signal simulation.
- Layout Extraction.
- Parasitic values estimation from layout.
- Layout Vs Schematic.
- Net List Extraction.
- Design Rule Checks

#### **Lab Requirements:**

**Software:** Industrial standard software with prefectural licence consisting of required simulator, synthesizer, analyzer etc. in an appropriate integrated environment.

**Hardware:** Personal Computer with necessary peripherals, configuration and operating System and relevant VLSI (CPLD/FPGA) hardware kits if necessary.